15.1

IC10 Rec'd PCT/FTO 3 0 OCT 2001 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE ATTORNEY 'S DOCKET NUMBER MAC-106 TRANSMITTAL LETTER TO THE UNITED STATES U.S. APPLICATION NO. (If known, see 37 CFR 1.5 DESIGNATED/ELECTED OFFICE (DO/EO/US) **10**/U09657 CONCERNING A FILING UNDER 35 U.S.C. 371 INTERNATIONAL APPLICATION NO. INTERNATIONAL FILING DATE PRIORITY DATE CLAIMED 30 April 1999 PCT/IB00/00536 27 April 2000 TITLE OF INVENTION DATA COMMUNICATION IN A WIRELESS LOCAL AREA NETWORK USING M-ARY CODE KEYING APPLICANT(S) FOR DO/EO/US O'Farrell, et al. Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information: 1. X This is a FIRST submission of items concerning a filing under 35 U.S.C. 371. 2. This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371. This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include items (5), (6), (9) and (21) indicated below. 4. The US has been elected by the expiration of 19 months from the priority date (Article 31). 5. X A copy of the International Application as filed (35 U.S.C. 371(c)(2)) is attached hereto (required only if not communicated by the International Bureau). has been communicated by the International Bureau. c. is not required, as the application was filed in the United States Receiving Office (RO/US). 6. An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)). a. is attached hereto. has been previously submitted under 35 U.S.C. 154(d)(4). 7. X Amendments to the claims of the International Aplication under PCT Article 19 (35 U.S.C. 371(c)(3)) are attached hereto (required only if not communicated by the International Bureau). have been communicated by the International Bureau. have not been made; however, the time limit for making such amendments has NOT expired. have not been made and will not be made. 8. An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371 (c)(3)). 9. X An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)). 🚺 0. 🔛 An English lanugage translation of the annexes of the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)). Items 11 to 20 below concern document(s) or information included: An Information Disclosure Statement under 37 CFR 1.97 and 1.98. 11. 12. X An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included. 13.X A FIRST preliminary amendment. 14. A SECOND or SUBSEQUENT preliminary amendment. 15. A substitute specification. 16. A change of power of attorney and/or address letter. 17. A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821 - 1.825. A second copy of the published international application under 35 U.S.C. 154(d)(4). 18. 19. A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4). 20. X Other items or information: Patent Application Data Entry Form - 2 sheets a. Change of Name document to be recorded, together with Ъ. transmittal Form PTO-1595 - 2 sheets

c. Patent application specification, including claims and

Abstract - 21 sheets (incorporates amendments made to the specification and claims on June 14, 2001 to pages 1, 2, 16 and 17-20).

d. Eleven (11) sheets of formal drawings, together with separate transmittal letter

e. Express Mail Certificate

U.S. APPLICATION NO (1f know	1.1137GFR (5) 5		TERNATIONAL APPLICATION NO			ATTORNEY'S DOC MAC-10	
21. The following		nitted:			CAI	CULATIONS	PTO USE ONLY
BASIC NATIONAL	-		(1) - (5)):				
Neither internations	al preliminary ex arch fee (37 CFI	kaminatio R 1.445(a	on fee (37 CFR 1.482) (a)(2)) paid to USPTO I by the EPO or JPO	\$1040.00			
			7 CFR 1.482) not paid to pared by the EPO or JPO				
International prelim but international sea	inary examination arch fee (37 CFR	on fee (3' 1.445(a)	7 CFR 1.482) not paid to (2)) paid to USPTO	USPTO \$740.00			
but all claims did no	ot satisfy provision	ons of PC	7 CFR 1.482) paid to US T Article 33(1)-(4)	\$710.00			
and all claims satisf	fied provisions of	f PCT Ar	7 CFR 1.482) paid to US ticle 33(1)-(4)	\$100.00			1
ENTE	R APPROPR	IATE I	BASIC FEE AMOU	JNT =	\$	890.00	
Surcharge of \$130.0 months from the ear			or declaration later than (37 CFR 1.492(e)).	20 30	\$		
CLAIMS	NUMBER FII		NUMBER EXTRA	RATE	\$		
Total claims		0 =	2	x \$18.00	\$	36.00	
Independent claims		3 =	00	x \$84.00	ļ		
MULTIPLE DEPEN				+ \$280.00	\$		
			F ABOVE CALCU		\$	926.00	
are reduced by		atus. See	37 CFR 1.27. The fees	indicated above +	\$	463.00	
				JBTOTAL =	\$ 4	463.00	
Processing fee of \$12 months from the ear	30.00 for furnish liest claimed price	ning the E prity date	English translation later the (37 CFR 1.492(f)).	ian 20 30	\$		
			TOTAL NATIO	NAL FEE =	\$ '	463.00	
Fee for recording the accompanied by an a	enclosed assign	ment (37 sheet (3	CFR 1.21(h)). The assi 7 CFR 3.28, 3.31). \$40.	gnment must be 00 per property +	\$	80.00	
			TOTAL FEES E	NCLOSED =	\$	543.00	
						unt to be refunded:	\$
						charged:	\$
b. Please char	the amount of ge my Deposit A copy of this she	Account 1	No in	the amount of \$		to cover the	e above fees.
c. X The Comm overpayme	issioner is hereb nt to Deposit Ac	y authori count No	zed to charge any addition 50-0625. A duplic	nal fees which may bate copy of this sheet	e requ	iired, or credit a losed.	ny
d. Fees are to information	be charged to a should not be	credit' ca included	rd. WARNING: Inform on this form. Provide c	ation on this form ma redit card information	ny becon	ome public. Creauthorization or	edit card 1 PTO-2038.
			under 37 CFR 1.494 or to restore the applicati			petition to revi	ve (37 CFR
SEND ALL CORRESPO	ONDENCE TO:				12	/	
Barry R. L Law Office		rv D	lineita	SIGNATU			-
755 Main S					y R	. Lipsit:	Z
Monroe, CT		~~	6	NAME			
(203) 459-				28,6			
Date: Octo	ber 30,	2001				NUMBER	
			Express Ma	ail No. EL	827	617 306	US

FORM PTO-1390 (REV 9-2001) page 2 of 2

atimit is a man fill to or ele

19,1000057

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re App	lication of:)
T. O'Farre	ell, et al.)
Filed: He	erewith)
Title:	DATA COMMUNICATION IN A WIRELESS LOCAL AREA NETWORK USING M-ARY CODE KEYING)))

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as Express Mail (No. EL 827 617 306 US) in an envelope addressed to: BOX PCT, Commissioner for Patents, Washington, D.C. 20231 on:

By: Cathy Dunne October 30, 2001

BOX PCT

Commissioner for Patents Washington, D.C. 20231

PRELIMINARY AMENDMENT

Dear Sir:

Prior to examination of the above-referenced U.S. patent application, please amend the application as follows:

IN THE SPECIFICATION:

Please amend the specification by inserting before the first line the paragraph:

"This application claims the benefit of international application number PCT/IB00/00536 filed April 27, 2000. The international application was published under PCT Article 21(2) in the English language."

IN THE CLAIMS:

Please amend claims 1-4, 6, 9-12, 14, 15, 17, and 20-22.

For the Examiner's convenience, and in compliance with 37 C.F.R. §1.121, the changes made to the claims are set forth on a separate sheet submitted herewith.

A clean set of the amended claims is set forth below:

1. (Amended) A method for data communication in a Wireless local area network (WLAN) using a plurality of correlators and Mary Code Keying with an associated chip period, wherein the communication utilizes a signature sequence of the type generated by performing the steps of

selecting a seed set of sequences of a given size having a plurality of inner sequences,

generating a plurality of cosets from the seed set of sequences by multiplying in turn each inner sequence by an element of an associated sequence,

constructing a subset of sequences by concatenating the sequences of a coset, and

constructing a full set of sequences by concatenating subsets of sequences, for simultaneously generating:

- a periodic signal for acquiring symbol synchronization; and
- a difference squarewave signal for acquiring and maintaining chip synchronization, a chip synchronization signal being generated by subtracting a sum of even groups of correlator outputs from a sum of odd groups of correlator outputs.
- 2. (Amended) A method as claimed in claim 1 in which the utilization of the signature sequence further generates a sum signal for determining received signal strength and setting threshold levels.
- 3. (Amended) A method as claimed in claim 1 in which the sum of the responses of all correlators to the repetitive periodic transmission of one code is a constant.
- 4. (Amended) A method as claimed in claim 1 in which the difference signal is a periodic bipolar squarewave signal.
- 6. (Amended) A method as claimed in claim 1 including the step of generating a periodic transmission for producing a zero value sidelobe of a summed correlation.

- 9. (Amended) A method as claimed in claim 7 in which the correlator summation is directed to a comparison logic for level determination.
- 10. (Amended) A method as claim in claim 1 in which an early-late detector circuit is connected at the correlator outputs.
- 11. (Amended) A method as claimed in claim 10 incorporating means for window-thresholding a chip synchronization waveform.
- 12. (Amended) A data communications apparatus for use in a Wireless local area network (WLAN) incorporating a plurality of correlators and being formed for M-ary Code Keying at an associated chip period, wherein the apparatus is formed for communication with a signature sequence of the type generated by:

means for selecting a seed set of sequences of a given size having a plurality of inner sequences,

means for generating a plurality of cosets from the seed set of sequences by multiplying in turn each inner sequence by an element of an associated sequence,

means for constructing a subset of sequences by concatenating the sequences of a coset,

means for constructing a full set of sequences by concatenating subsets of sequences,

means for generating a period signal for acquiring symbol synchronization; and

means for generating a difference squarewave signal for acquiring and maintaining chip synchronization and for generating a chip synchronization signal by subtracting a sum of even groups of correlator outputs from a sum of odd groups of correlator outputs.

- 14. (Amended) An apparatus as claimed in claim 12 in which the sum of the responses of all correlators to the repetitive periodic transmission of one code is a constant.
- 15. (Amended) An apparatus as claimed in claim 12 in which the difference signal is a periodic bipolar squarewave signal.
- 17. (Amended) An apparatus as claimed in claim 12 incorporating periodic transmission means for producing a zero value sidelobe of a summed correlation.

- 20. (Amended) An apparatus as claimed in claim 18 in which the correlator summation is directed to a comparison logic for level determination.
- 21. (Amended) An apparatus as claimed in claim 12 in which an early-late detector circuit is connected at the correlator outputs.
- 22. (Amended) An apparatus as claimed in claim 21 incorporating means for window-thresholding a chip synchronization waveform.

REMARKS

Applicants are herewith entering the national stage in the United States under 35 U.S.C. 371 of international application no. PCT/IB00/00536. This Preliminary Amendment amends the specification to indicate that the corresponding international application PCT/IB00/00536 was published in the English language under PCT Article 21(2).

The Preliminary Amendment also amends the claims to delete the multiple claim dependencies and to place the claims into better form for U.S. examination.

The claims have not been narrowed to overcome an issue of patentability; their breadth is believed to be the same or broader as originally filed. Accordingly, Applicants respectfully submit that the limitations of Festo Corp. v. Shoketsu Kinzoku Kogyo Kabushikio, 56 USPQ2d 1865 (CAFC 2000) do not apply. Therefore, the claims are entitled to a full range of equivalents.

It is respectfully requested that this Preliminary Amendment be entered prior to examination of the application.

Respectfully submitted,

Barry R. Lipsitz

Attorney for Applicant(s) Registration No. 28,637

755 Main Street Monroe, CT 06468

(203) 459-0200

Date: October 30, 2001

ATTORNEY DOCKET NO.: MAC-106

Version with Markings to Show Changes Made:

1. A method for data communication in a Wireless local area network (WLAN) using a plurality of correlators and M-ary Code Keying with an associated chip period, wherein [characterised in that] the communication [utilises] utilizes a signature sequence of the type generated by performing the steps of

selecting a seed set of sequences of a given size having a plurality of inner sequences,

generating a plurality of cosets from the seed set of sequences by multiplying in turn each inner sequence by an element of an associated sequence,

constructing a subset of sequences by concatenating the sequences of a coset, and

constructing a full set of sequences by concatenating subsets of sequences, for simultaneously generating:

a periodic signal for acquiring symbol [synchronisation] synchronization; and

a difference squarewave signal for acquiring and maintaining chip [synchronisation] synchronization, a chip [synchronisation] synchronization signal being generated by subtracting [the] a sum of even groups of correlator outputs from [the] a sum of odd groups of correlator outputs.

- 2. A method as claimed in claim 1 in which the [utilisation] utilization of the signature sequence further generates a sum signal for determining received signal strength and setting threshold levels.
- 3. A method as claimed in claim 1 [or 2] in which the sum of the responses of all correlators to the repetitive periodic transmission of one code is a constant.
- 4. A method as claimed in [any preceding] claim $\underline{1}$ in which the difference signal is a periodic bipolar squarewave signal.
- 6. A method as claimed in [any preceding] claim 1 including the step of generating a periodic transmission for producing a zero value sidelobe of a summed correlation.
- 9. A method as claimed in claim 7 [or claim 8] in which the correlator summation is directed to a comparison logic for level determination.
- 10. A method as claim in [any preceding] claim <u>1</u> in which an early-late detector circuit is connected at the correlator outputs.
- 11. A method as claimed in claim 10 incorporating means for window-thresholding a chip [synchronisation] synchronization waveform.

12. A data communications apparatus for use in a Wireless local area network (WLAN) incorporating a plurality of correlators and being formed for M-ary Code Keying at an associated chip period, wherein [characterised in that] the apparatus is formed for communication with a signature sequence of the type generated by[;]:

means for selecting a seed set of sequences of a given size having a plurality of inner sequences,

means for generating a plurality of cosets from the seed set of sequences by multiplying in turn each inner sequence by an element of an associated sequence,

means for constructing a subset of sequences by concatenating the sequences of a coset,

means for constructing a full set of sequences by concatenating subsets of sequences,

means for generating a period signal for acquiring symbol [synchronisation] synchronization; and

means for generating a difference squarewave signal for acquiring and maintaining chip [synchronisation] synchronization and for generating a chip [synchronisation] synchronization signal by subtracting [the] a sum of even groups of correlator outputs from [the] a sum of odd groups of correlator outputs.

- 14. An apparatus as claimed in claim 12 [or 13] in which the sum of the responses of all correlators to the repetitive periodic transmission of one code is a constant.
- 15. An apparatus as claimed in [any of claims 12 to 14] claim 12 in which the difference signal is a periodic bipolar squarewave signal.
- 17. An apparatus as claimed in [any of claims 12 to 16] claim 12 incorporating periodic transmission means for producing a zero value sidelobe of a summed correlation.
- 20. An apparatus as claimed in claim 18 [or claim 19] in which the correlator summation is directed to a comparison logic for level determination.
- 21. An apparatus as claimed in [any of claims 12 to 20] <u>claim 12</u> in which an early-late detector circuit is connected at the correlator outputs.
- 22. An apparatus as claimed in claim 21 incorporating means for window-thresholding a chip [synchronisation] synchronization waveform.

10/009657 JOI3 Resid FOLLPTO 30 OCT 2001

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re A	application of:)
T. O'F	arrell, et al.)
Filed:	Herewith)
Title:	DATA COMMUNICATION IN A WIRELESS LOCAL AREA NETWORK USING M-ARY CODE KEYING))

CERTIFICATE OF MAILING

DRAWING REVIEW BRANCH Commissioner for Patents Washington, D.C. 20231 I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as Express Mail (No. EL 827 617 306 US) in an envelope addressed to: BOX PCT, Commissioner for Patents, Washington, D.C. 20231 on:

October 30, 2001

By: Cathy Dunne

Cathy Dunne

TRANSMITTAL OF FORMAL DRAWING(S)

Dear Sir:

Enclosed are ELEVEN (11) sheets of formal drawings for filing in the above-referenced patent application.

Please advise the undersigned attorney if correction is necessary.

Respectfully submitted,

Barry R. Lipsitz Attorney for Applicant(s) Registration No. 28,637 755 Main Street, Bldg. No. 8 Monroe, CT 06468

Monroe, CT 064 (203) 459-0200

Date: October 30, 2001

ATTORNEY DOCKET NO.: MAC-106

10

15

20

25

30

Rec'd PCT/PTO 3 0 OCT 2001

10/009657

DATA COMMUNICATION IN A WIRLESS LOCAL AREA NETWORK USING M-ARY CODE KEYING

communication applications using signature sequences.

The present invention relates to data communication and more particularly, to data communication using spread spectrum techniques. The invention also relates to

Spread spectrum communication techniques are used for information carrying signals in a variety of communication systems because of their ability to reduce the effects of certain transmission impairments. Many multi-tiser communication techniques suffer co-channel interference, multiple access interference and intersymbol interference. The use of spread spectrum transmission and reception attenuates these interference types.

In Ilocal Area Networks (LANs) there is an increasing need for wireless access. This wireless access allows mobile computer users to remain in contact with a given corporate LAN over short distances. Currently available systems provide such connections using either radio or infrared communication technology. For certain system requirements, this communication is adequate. However, the data transmission rates achievable are relatively low and this significantly limits the number of applications to which the systems may be applied and implementation costs are often prohibitive.

Wineless local area network (WLAN) products were thus for a long time a specialty, made available by a small number of vendors and built accordingly to meet proprietary requirements. The Institute of Electrical and Electronic Engineers (IEEE) in June 1997 formalized a standard that will control interoperability of such products known as 802.11.

While this standard will undoubtedly promote the growth of WLAN products, the problems of transmission rates, reliability and cost remain. One possible solution is obtained by the application of spread spectrum communication techniques using signature sequences. One such approach is identified in "A 2.4GHz 11 MBps Baseband Processor for B02.11 Applications", ANDREN; Harris Semiconductor (05-05-1998). While implementations of

this type overcome the traditional problems, it is difficult to synchronise data communication

10

15

25

2

without the use of complex circuitry. Synchronisation difficulties include chip and symbol synchronisation as well as the problem of signal strength measurement.

One solution to these problems has been proposed by Harris (i.e. the Intersil PRISM radio chip set) for use in the new 802.11 WLAN standard at 11 Mb/s. In common with most proposed solutions there is a phase involving the acquisition of synchronisation and a phase involving the maintenance. Acquisition in this case, is accomplished using a single correlator and an embedded Barker sequence. Synchronisation is maintained using an early-late detector. See "A 156 – MB/S Interface CMOS LSI for ATM Switching Systems", KOZAKI T. et al leice Transactions on Communications, JP, Institute of Electronics Information and Communication Engineering, Tokyo (01-06-1993), E76-B (6), 684-693. While the previously known 'Harris type' early-late detector solution is practical in a wide variety of applications, the early-late detector operates directly on the incoming sequence stream, which is composed of binary codes at the input. This leads to reliability problems in that quality of the signal cannot be guaranteed.

There is therefore a need for a method and apparatus, which will overcome the aforementioned problems.

It is an object of this invention to provide a method and apparatus for data communication which delivers synchronisation acquisition in terms of chip and symbol synchronisation and signal strength measurement (SSM).

It is a further object of the invention to provide synchronisation maintenance in terms of chip synchronisation.

Accordingly there is provided a method and apparatus for data communication in a WLAN network using M-ary Code Keying.

Preferably M-ary Code Keying is used for synchronisation of data communication in the network.

Preferably the synchronisation scheme utilises Supergold Structured Codes for acquisition. These codes are described in WO99/33212.

35 Ideally, the synchronisation scheme also utilises Supergold Structured Codes for maintenance.

15

Ideally, the synchronisation scheme also utilises Supergold Structured Codes for signal strength measurement.

5 In one arrangement synchronisation maintenance is achieved using an early-late detector.

In a particularly preferred arrangement, synchronisation signals are derived at the output of a bank of correlators during data detection wherein the incoming sequence stream incorporates Structured Codes as mentioned above. This provides a significant improvement in reliability in synchronisation resulting from an improved signal strength on which to synchronise. This implementation allows for the codes to be used for all aspects of communication reducing circuit complexity and cost as well as component count and possibility for error during fabrication of data communication networks. Furthermore, the data communication method and apparatus are more resilient to noise as a result of implementation after correlation.

In one arrangement, the correlators a grouped as a first group, a second group, a third group and a fourth group.

20 Preferably, the sum of the responses of all correlators in groups to the repetitive periodic transmission of one code, is a constant.

Preferably, the difference signal defines a periodic bipolar waveform referred to as the chip-synchronisation waveform.

In one arrangement, the difference signal is obtained by the difference between the first and third group less second and fourth group.

In another arrangement, the difference signal is obtained by the difference between the second and fourth group less the first and third group.

30

2.5

20

In a preferred embodiment, the periodic bipolar chip-synchronisation waveform is a squarewave signal.

Preferably, a symbol detector circuit is used at the correlator outputs deriving substantial signal to noise ratio benefit from the processing gain advantage of spread spectrum.

Preferably, an early-late detector circuit is used at the correlator outputs deriving substantial signal to noise ratio benefit from the processing gain advantage of spread spectrum.

Ideally, the waveform used to maintain synchronisation has a period equaling twice the chip period.

Preferably, the correlator coefficients are configured such that when one sample is taken per chip with all signals and correlations taken to be in bipolar form then the sum of the responses of all correlators to the repetitive periodic transmission of one code, is a constant

Ideally also the difference signal is a periodic bipolar waveform with a period equaling twice the chip period. Both of these properties being particularly useful for synchronisation acquisition purposes. Preferably, the difference signal is a squarewave signal.

Ideally, both the method and apparatus described above are formed for both acquisition and maintenance of synchronisation.

Ideally, a transceiver of the system is formed that implements the concept of acquire-andmaintain.

Preferably the symbol acquisition circuitry will deliver a periodic squarewave with a periodicity equaling the symbol period.

Ideally, the *squarewave* rising edge coincides with the *symbol* sample at the correlator outputs.

10

15

20

14. According to another aspect of the invention there is provided a method for data communication in a Wireless local area network (WLAN) using a plurality of correlators and M-ary Code Keying with an associated chip period characterised in that the communication utilises a Supergold signature sequence for simultaneously generating:-

a periodic signal for acquiring symbol synchronisation; and

a difference squarewave signal for acquiring and maintaining chip synchronisation.

Preferably, the utilisation of the Supergold signature sequence further generates a sum signal for determining received signal strength and setting threshold levels.

Ideally, the responses of all correlators to the repetitive periodic transmission of one code is a constant.

Preferably, the difference signal is a periodic bipolar squarewave signal.

Ideally, the periodic bipolar squarewave signal has a period of twice the chip period.

In one arrangement, the method utilizes periodic transmission means for producing a zero value sidelobe of a summed correlation.

Preferably, correlator summation is initiated in response to the periodic transmission.

Preferably, the correlator summation is directed to a thresholding circuit.

In one embodiment, the correlator summation is directed to a comparison logic for level determination.

25

15

In a particularly preferred embodiment, an early-late detector circuit is connected at the correlator outputs.

Preferably, the method incorporating means for window-thresholding a chip synchronisation waveform.

According to a further aspect of the invention there is provided a data communications apparatus for use in a Wireless local area network (WLAN) incorporating a plurality of correlators and being formed for M-ary Code Keying at an associated chip period characterised in that the apparatus is formed for communication with a Supergold signature sequence to simultaneously generate:-

a periodic signal for acquiring symbol synchronisation; and

a difference squarewave signal for acquiring and maintaining chip synchronisation.

Preferably, the apparatus incorporates means for generating a sum signal for determining received signal strength and setting threshold levels.

20 Preferably, the sum of the responses of all correlators to the repetitive periodic transmission of one code is a constant.

Ideally, the difference signal is a periodic bipolar squarewave signal.

25 Preferably, the periodic bipolar squarewave signal has a period of twice the chip period.

In one arrangement, the apparatus incorporates periodic transmission means for producing a zero value sidelobe of a summed correlation.

30 Preferably, correlator summation is initiated in response to the periodic transmission.

Preferably, the correlator summation is directed to a thresholding circuit.

In one arrangement, the correlator summation is directed to a comparison logic for level determination.

5

Ideally, an early-late detector circuit is connected at the correlator outputs.

Preferably, the apparatus incorporates means for window-thresholding a chip synchronisation waveform.

10

The invention will now be described more particularly with reference to the accompanying drawings, which show, by way of example only, one embodiment of data communication method and apparatus according to the invention. In the drawings:

15

20

25

30

Figure 1 shows a codebook used in the synchronisation scheme of the invention;

Figure 2 shows a bank of correlators for use in the invention;

Figure 3 shows a tapped delay line correlator;

Figure 4 shows $Corr(S_0)$ and $Corr(S_2)$ output waveforms in response to symbol S_0 ;

Figure 5 shows the Sum(0,2) waveform in response to symbol S_0 ;

Figure 6 shows the symbol synchronisation waveform generator;

Figure 7 shows symbol synchronisation waveforms;

Figure 8 shows a Harris type early-late detector;

Figure 9 shows the chip synchronisation waveform;

Figure 10 shows the early-late waveform conditions for Supergold encoding;

Figure 11 shows the Supergold early-late detector

For the purposes of this specification reference will be made to the codebook of Figure 1 used in the synchronisation method and apparatus of the invention. The codebook is used to set each of the coefficients of a bank of correlators for use in the invention shown in Figure 2. The bank of correlators shown in Figure 2 is used as part of the maximum

likelihood detection process associated with an M-ary Code Keying scheme. In such a detection scheme an incoming symbol is correlated with each sequence in the codebook and the peak correlation value, as determined by a greatest peak detector, identifies the symbol (i.e. sequence) transmitted. The data represented by this symbol can then be recovered accordingly. The essence of this invention is that the properties of Supergold Structured Codes allow the same bank of correlators, as used in the M-ary detection of data, to be simultaneously used for the acquisition and maintenance of synchronisation.

Defining:-

A as the sum of the responses of a first group of correlators $Corr(S_0)$ to $Corr(S_3)$; B as the sum of the responses of a second group of correlators $Corr(S_4)$ to $Corr(S_7)$; C as the sum of the responses of a third group of correlators $Corr(S_8)$ to $Corr(S_{11})$; and

D as the sum of the responses of a fourth group of correlators $Corr(S_{12})$ to $Corr(S_{15})$.

The specific properties being exploited are: (1) that the Sum(0,2) provides an ideal periodic signal from which to acquire symbol synchronisation; (2) the difference signal (A+C)-(B+D) or (B+D)-(A+C) provides an ideal squarewave signal from which to acquire and maintain chip synchronisation; and (3) the sum signal A+B+C+D provides an accurate measure of the received signal strength which can be used to set threshold levels within the synchronisation scheme. It is the unique way in which Supergold encoding provides these signals that constitute the invention within this field.

For convention, the first code, S_0 , is selected for periodic application to the input of the bank of correlators. The individual responses of the correlators $Corr(S_0)$ and $Corr(S_2)$ to the application of symbol S_0 are shown below together with the $Sum(0,2) = Corr(S_0) + Corr(S_2)$.

```
0
                                                                       4
                                                                             0
                                                                                  0
                                                                                          -4
                                   0
Corr(S<sub>0</sub>)
                 16
                                                           16
                                                                                  0
                                                                                                  0
                                                                  0
                                                                     -4
                                                                             0
                                                                                       0
                                                                                             4
Corr(S<sub>2</sub>)
                   0
                             4
                                   0
                        0
                                                                             0
                                                                                  0
                                                                                            0
                                                                                                 0
                             0
                                   0
                                        0
                                             0
                                                  0
                                                        0 16
                                                                  0
                                                                       0
Sum(0,2)
                 16
                        0
```

15

25

The sum of the response of the 0th and 2nd correlators, denoted by Sum(0,2) (for the purposes of this specification the convention Sum(i,j) will be used to denote the summation of the ith and ith correlator outputs), is an ideal impulse occurring at twice the symbol rate.

Without loss of generality codes other than S₀ may be used with the correlator combinations being chosen accordingly to give the desired response.

In addition use of the codebook in setting correlator coefficients in this way ensures that, providing at least one sample is taken per chip with all signals and correlations taken to be in bipolar form that:-

the sum of the responses of all correlators to the repetitive periodic transmission of one code, is a constant; and

the difference signal (A+C)-(B+D) or (B+D)-(A+C) is a periodic bipolar squarewave signal with a period equaling twice the chip period.

Both of these properties being particularly useful for synchronisation acquisition purposes.

There are two elements to synchronisation in data communication, irrespective of data type, namely, the acquisition and maintenance of synchronisation.

Acquisition is carried out at the start of data transmission and its sole purpose is to acquire the incoming signal by aligning the receiver chip and symbol clocks with the incoming signal.

Maintenance techniques are used to maintain the chip and symbol clocks in line with the incoming signal during the transmission of the data.

For chip synchronisation to be possible, two samples per chip are needed, thereby doubling the sampling rate. Thus the delay line is designed to have double the length of the

20

25

30

correlator (i.e. 32 delay taps instead of just 16). From a detection point of view, the number of taps, however, may be kept at 16, where in this case, a tap is drawn from every other position in the delay-line. The correlator design is shown in more detail in Figure 3.

A perfect periodic impulse being obtained from the sum of the 0th and the 2nd correlator outputs while transmitting code S₀ periodically ensures that the resultant sidelobe of the summed correlation is zero because of the relationship between code S₀ and code S₂. This is also true for codes S₄, S₆, S₈, S₁₀ etc. The signal generated is called the symbolsynchronisation waveform. The symbol-synchronisation waveform contains two peaks marking the start and mid point of a symbol period. In order to remove the ambiguity 10 between which peak marks the start and which peak marks the middle of a symbol period, the individual Corr(S₀) and Corr(S₂) waveforms are compared at the peak instances. At a peak instance when $Corr(S_0)$ exceeds $Corr(S_2)$ then the peak represents the start of the symbol period and when $Corr(S_2)$ exceeds $Corr(S_0)$ then the peak represents the mid point of the symbol period. The occurrence of a peak is determined by threshold detecting the 15 symbol-synchronisation waveform with a threshold set at SSM/2 (i.e. 8 for the length 16 codes used in this example).

Figure 5 shows the summing of Corr(S₀) and Corr(S₂) in response to the periodic transmission of code S₀. Figure 6 shows the implementation of the symbol synchronisation acquisition scheme, where it is assumed that code So is periodically transmitted. The summation of correlators Corr(S₀) and Corr(S₂) is used as an input to a thresholding circuit, which uses a pre-specified threshold of value SSM/2. The outputs of the correlators of interest are also applied to a comparison logic which, when strobed, determines if the output of $Corr(S_0)$ is greater than $Corr(S_2)$ or vise versa.

Every time Sum(0,2) crosses the threshold, a comparison is made between the output $Corr(S_0)$ and $Corr(S_2)$. If the output of $Corr(S_0)$ is greater than $Corr(S_2)$, then a symbol synchronisation is declared by driving the output of the comparison logic high. When the output of Corr(S₂) is greater than Corr(S₀), then the output of the comparison logic is driven low. In this way a symbol clock is generated whose rising edge corresponds to the symbol sample time when the outputs from the correlators are passed to the greatest peak detector for the purpose of data detection.

The upper waveform in Figure 7 constitutes the Sum(0,2), which is applied to the thresholding circuit. After the thresholding and comparison, the output obtained from the comparison circuitry is shown as the lower waveform in Figure 7. It can clearly be seen that the symbol acquisition circuitry of Figure 6 will deliver an ideal periodic squarewave with a periodicity equaling the symbol period. Moreover, the rising edge of the squarewave coincides with the symbol sample in the upper waveform.

10

15

20

5

During the acquisition phase, symbol synchronisation is usually declared with a high degree of certainty after the successful detection of several contiguous symbols. Once symbol synchronisation has been acquired then a packet based transmission scheme would normally latch the current threshold value, align the symbol clock with the symbol sample time and then rely on chip synchronisation to maintain accurate symbol synchronisation during the transmission of data.

The Harris chip set (described in brief above) takes two samples per chip. Ideally, a sample is required to be placed in the middle of one chip and is referred to as an *end* sample. The other sample will fall in the mid point between the *end* samples of the two consecutive chips, i.e. on the chip transition in the case when there is a chip transition. This sample is referred to as a *mid* sample. Chip synchronisation adjustment can only be made when a chip transition occurs and is detected.

- When a chip transition takes place then, with two samples per chip the following sample patterns shown in Figure 8 are possible. The two *end* samples shown in the figure are used for correlation, the *mid* and *end* samples are used for synchronisation purposes. The procedure is as follows:
 - Determine if a chip transition has occurred. A chip transition occurs when the two *end* samples have different signs. The chip transition flag is set.

- If chip transition occurs then determine if a chip synchronisation error occurred. This is done by comparing the sign of the *mid* sample with the signs of the two *end* samples.
- If the sign of the *mid* sample is the same as the LHS *end* sample, then sampling is slowed down (i.e. the late flag is set). Else sampling is speeded up (i.e. the early flag is set).

Note this technique will always make a synchronisation adjustment when there is a chip transition. The logic required for the Harris chip tracking is also shown in Figure 8.

- Three outputs are produced. The chip transition flag (F) indicates that chip synchronisation information is available when driven to logic '1'. When set, the early (E) and late (L) flags indicate that the receiver sampling clock is running either slow or fast, respectively.
 - The difference signal (A+C)-(B+D) or (B+D)-(A+C) is a periodic squarewave signal with a period equaling twice the chip period. This is the case when the sampling is perfect, i.e. one sample lies in the middle of the chip while the other lies on a chip transition. Figure 9 depicts this case. The advantage of this waveform is that a transition occurs every chip period and not just every chip transitions.
- The effect of early, perfect and late signalling on the resultant periodic squarewave signal is given in Figure 10. While sampling is perfect, samples fall at the maximum (+16) and the minimum (-16), whilst other samples fall exactly at the middle point between the two waveform extremes indicating that a circuit based on the Harris type early-late detector can be used, this circuit is used at the correlator outputs and therefore, derives substantial signal to noise ratio benefit associated with the processing gain advantage of spread spectrum.
 - Figure 11 shows a modified version of the Harris type early-late detector of Figure 8. The modification is required because it is necessary to window-threshold the chip synchronisation waveform which is no longer binary in general for the arbitrary transmission of symbols.

The modified early-late detector must operate correctly during the phase when the preamble is being transmitted and during the phase when data is being transmitted. During the former the symbol S₀ is transmitted giving the ideal chip-synchronisation waveform shown in

5 Figure 9. For this case a single threshold value of zero may be applied to the chip-synchronisation waveform in order to detect the early and late condition. However, when random data is transmitted the chip synchronisation waveform is no longer an ideal squarewave but instead consists of a number of intermediate discrete values between ±8 (i.e. between ±SSM/2). By applying a window-threshold of ±8 (i.e. ±SSM/2) to the chip-synchronisation signal produces an unambiguous early-late signal. Though the frequency of occurrence of the early-late signal is reduced compared to the preamble phase, it occurs frequently enough to maintain chip synchronisation.

The operation of the modified early-late detector illustrated in Figure 11 may be explained by the following truth table.

Samples of Chip- Synchronisation Waveform	Threshold Outputs	Early Flag	Late Flag
16 16 -16	1 1 0	0	1
-16 -16 16	0 0 1	0	1
16 -16 -16	1 0 0	1	0
-16 16 16	0 1 1	1	0
Else	Not Defined	0	0

In the above table *Else* refers to any other condition including the perfect synchronisation conditions $\{16, 0, -16\}$ and $\{-16, 0, 16\}$.

20

Three samples of the chip-synchronisation waveform are loaded into the 3 tap delay line and the contents of each tap is threshold detected against the window threshold $\pm T$, where T = SSM/2 = 8 for the example given. The binary outputs from the window-threshold detector are fed to the logic device which applies the truth table shown above in order to determine

early-late signals. Early-late signals are only produced for the threshold output combinations given in the truth table. Any other combination of threshold outputs including the perfect synchronisation condition as well as exception conditions return no early-late flags indicating that no adjustment of the receiver's clock needs to be made. For the notation adopted, when a late flag is received the receiver clock should be slowed down and when an early flag is received then the receiver clock should be speeded up. In this way chip synchronisation is maintained at the receiver. The 3 tap delay line is updated every chip period in order to ensure that the *mid* sample is always located in the centre tap while the two *end* samples are located in the first and third taps.

In the above description the notation adopted to denote early-late detection is based on the premise that the transmitter clock is fluctuating with respect to the receiver clock. Therefore, when the transmitter clock transition is late then the late flag goes high indicating that the receiver clock should be slowed down. Conversely, when the transmitter clock transition is early then the early flag goes high indicating that the receiver clock should be speeded up.

It is important to note that the Harris type early-late detector illustrated in Figure 8 derives its chip synchronisation signal directly from the received input symbol prior to correlation, that is to say at chip level. For this reason, such detectors specify that a *positive* signal-to-noise ratio is required within the chip bandwidth limiting the proposed solution. In contrast, the technique of the invention is implemented after correlation and does not require this restriction on the SNR ratio in the chip bandwidth, and thus has a broader dynamic SNR range of operation.

During the symbol synchronisation acquisition phase, the sum of the responses of all the correlators (see above) was indicated as being constant at SSM = +16. This constant value constitutes an instantaneous measure of the received signal strength and can be used to derive any signal-strength dependant threshold that is used in the receiver, e.g. the threshold required by both symbol and chip synchronisation procedures.

15

20

25

30

This signal strength measurement continues to give the required results when the two samples per chip are taken with the correlators as shown in Figure 3. Furthermore, it is also valid under all perfect and imperfect chip synchronisation conditions. However due to the presence of additive noise, it is recommended to average the instantaneous SSM over a number of symbols. This is done during the symbol synchronisation acquisition phase. Once symbol synchronisation is acquired the SSM, and hence the threshold values, can be latched for the duration of the data detection phase. This procedure assumes that there is no change in the signal strength during the transmission of a packet of data.

Once the acquisition phase is completed, the receiver then switches to data receiving mode.

During this phase, the receiver must remain in synchronisation in order for optimum data detection to be possible.

The exact symbol sampling instance having been determined from the symbol acquisition phase of the transmission, is used to synchronise the receiver symbol clock. The receiver symbol clock is typically a free running clock with a cycle time of 32 samples. After counting 32 samples the positive edge of this clock is used to latch correlator outputs into the data decision circuit and hence produce received estimates of the transmitted data. When symbol synchronisation is declared the symbol clock is reset. Then one complete symbol can be assumed to be resident in the bank of correlators whenever the counter reaches a count of 32 samples. By maintaining chip synchronisation, the periodicity of the symbol clock remains sufficiently accurate for the correct detection of data.

It will be understood that the current invention relates both to the specific architectures described as embodiments of the underlying invention namely the use of communication codes for synchronisation. This use has the technical effect of reducing component count, complexity and cost. Additionally the manner of use of the signal downstream of the correlators to improve signal quality and therefore system robustness is also an important feature of the invention. Both of the above being read in conjunction with benefits of using Supergold Structured Codes for this purpose.

It will of course be understood that the present invention is not limited to the specific details described herein, which are given by way of example only and that various modifications and alterations are possible within the scope of the invention as defined by the appended claims.

AMENDED SHEET

14. JUN '2001 18. 23 ON 1 VAINGEN VAIN:

35316612083

14-06-2001 #7740-012

<u>CLAIMS</u>

1.

5

10

15

20

A method for data communication in a Wireless local area network (WLAN) using a plurality of correlators and M-ary Code Keying with an associated chip period characterised in that the communication utilises a signature sequence of the type generated by performing the steps of

selecting a seed set of sequences of a given size having a plurality of inner sequences,

generating a plurality of cosets from the seed set of sequences by multiplying in turn each inner sequence by an element of an associated sequence,

constructing a subset of sequences by concatenating the sequences of a coset and

constructing a full set of sequences by concatenating subsets of sequences,

for simultaneously generating:-

a periodic signal for acquiring symbol synchronisation; and

a difference squarewave signal for acquiring and maintaining chip synchronisation, a chip synchronisation signal being generated by subtracting the sum of even groups of correlator outputs from the sum of odd groups of correlator outputs.

A method as claimed in claim 1 in which the utilisation of the signature sequence further generates a sum signal for determining received signal strength and setting threshold levels.

A method as claimed in claim 1 or 2 in which the sum of the responses of all correlators to the repetitive periodic transmission of one code is a constant.

25

30

2.

3.

- A method as claimed in any preceding claim in which the difference signal is a 4. periodic bipolar squarewave signal.
- A method as claimed in claim 4 in which the periodic bipolar squarewave signal has a 5. 5 period of twice the chip period.
 - A method as claimed in any preceding claim including the step of generating a periodic 6. transmission for producing a zero value sidelobe of a summed correlation.
 - A method as claimed in claim 6 in which summation of the correlators is initiated in response to the periodic transmission.
 - A method as claimed in claim 7 in which the correlator summation is directed to a thresholding circuit.
 - A method as claimed in claim 7 or claim 8 in which the correlator summation is directed to a comparison logic for level determination.
- A method as claimed in any preceding claim in which an early-late detector circuit is 10. 20 connected at the correlator outputs.
 - A method as claimed in claim 10 incorporating means for window-thresholding a chip 11. synchronisation waveform.
 - A data communications apparatus for use in a Wireless local area network (WLAN) 12. incorporating a plurality of correlators and being formed for M-ary Code Keying at an associated chip period characterised in that the apparatus is formed for communication with a signature sequence of the type generated by;

10

15

7.

8.

9.

10

15

20

25

30

13.

14.

15.

16.

+0031703404600

19

means for selecting a seed set of sequences of a given size having a plurality of inner sequences,

means for generating a plurality of cosets from the seed set of sequences by multiplying in turn each inner sequence by an element of an associated sequence,

means for constructing a subset of sequences by concatenating the sequences of a coset.

means for constructing a full set of sequences by concatenating subsets of sequences,

means for generating a periodic signal for acquiring symbol synchronisation; and

means for generating a difference squarewave signal for acquiring and maintaining chip synchronisation and for generating a chip synchronisation signal by subtracting the sum of even groups of correlator outputs from the sum of odd groups of correlator outputs.

An apparatus as claimed in claim 12 incorporating means for generating a sum signal for determining received signal strength and setting threshold levels.

An apparatus as claimed in claim 12 or 13 in which the sum of the responses of all correlators to the repetitive periodic transmission of one code is a constant.

An apparatus as claimed in any of claims 12 to 14 in which the difference signal is a periodic bipolar squarewave signal.

An apparatus as claimed in claim 15 in which the periodic bipolar squarewave signal has a period of twice the chip period.

3

18.

20.

21.

22.

5

10

15

- An apparatus as claimed in any of claims 12 to 16 incorporating periodic transmission means for producing a zero value sidelobe of a summed correlation.
 - An apparatus as claimed in claim 17 in which summation of the correlators is initiated in response to the periodic transmission.
- An apparatus as claimed in claim 18 in which the correlator summation is directed to a thresholding circuit.
 - An apparatus as claimed in claim 18 or claim 19 in which the correlator summation is directed to a comparison logic for level determination.
 - An apparatus as claimed in any of claims 12 to 20 in which an early-late detector circuit is connected at the correlator outputs.
 - An apparatus as claimed in claim 21 incorporating means for window-thresholding a chip synchronisation waveform.

ABSTRACT

DATA COMMUNICATION

5

10

A method and apparatus for data communication using signature sequences and spread spectrum techniques to reduce the effects of certain transmission impairments in a Wireless local area network (WLAN). The invention uses a number of correlators and M-ary Code Keying with a Supergold signature sequence for simultaneously generating a periodic signal for acquiring symbol synchronisation, a difference squarewave signal for acquiring and maintaining chip synchronisation and a sum signal for determining received signal strength and setting threshold levels.



Title: DATA COMMUNICATION IN A WIRELESS LOCAL AREA NETWORK USING M-ARY CODE KEYING

Inventor: T. O'Farrell, et al. Docket No.: MAC-106

1/11

igure 1

Symbol Number	Symbol
So	+++-
S_1	++-++++++++
S_2	+ + + + + + + + - + + + - +
S3	· + + + - + + + + + + +
S4	+++
S ₅	·-+-+++++-++
S ₆	+-++-+++++-
S ₇	· + + + - + + + - + + + -
S ₈	+++-+++++++++
S ₉	++-+++-++-+
S_{10}	-+++++++-+-+
S ₁₁	· + + + - + + + + + + + -
S ₁₂	++++++++++
S_{l3}	++-+++-++-++
S ₁₄	+ 1 + + + 1 1 1 + + 1 + + 1 +
S ₁₅	+++++-+++-

an activity and market and still a

THE THE THE THE THE THE TANK THE TANK THE

Inventor: T. O'Farrell, et al. Docket No.: MAC-106

2/11




Figure 2

Title: DATA COMMUNICATION IN A WIRELESS LOCAL AREA NETWORK USING M-ARY CODE KEYING

Inventor: T. O'Farrell, et al. Docket No.: MAC-106

3/11





Figure 3


Title: DATA COMMUNICATION IN A WIRELESS LOCAL AREA NETWORK USING M-ARY CODE KEYING Inventor: T. O'Farrell, et al. Docket No.: MAC-106

4/11



Title: DATA COMMUNICATION IN A WIRELESS LOCAL AREA NETWORK USING M-ARY CODE KEYING Inventor: T. O'Farrell, et al. Docket No.: MAC-106





Title: DATA COMMUNICATION IN A WIRELESS LOCAL AREA NETWORK USING M-ARY CODE KEYING

Inventor: T. O'Farrell, et al. Docket No.: MAC-106

6/11





Figure 6

Figure 7

Title: DATA COMMUNICATION IN A WIRELESS LOCAL AREA NETWORK USING M-ARY CODE KEYING Inventor: T. O'Farrell, et al. Docket No.: MAC-106







Title: DATA COMMUNICATION IN A WIRELESS LOCAL AREA NETWORK USING M-ARY CODE KEYING

Inventor: T. O'Farrell, et al. Docket No.: MAC-106

8/11



9/11



Ideal Chip Synchronisation Signal


the first own time that the first time the first time that the first time the first time that the first time time the first time time th

Figure 9


and conserve of the state of th

10/11





11/11



es of Chip- hronisation aveform 5 16 -16 6 -16 16 6 -16 -16 6 16 16	Trusth Table			
	Synchronisation	Threshold Outputs	Early Flag	Late Flag
	16 16 -16	1 1 0	0	1
	-16 -16 16	0 0 1	0	FI
	16 -16 -16	1 0 0	1	0
	-16 16 16	0 1 1	П	0
	EX.	Not Defined	0	0

The first few terms of the few terms of the first few terms of the first few terms of the f

Figure 11



SUPPLEMENTAL DECLARATION, POWER OF ATTORNEY, AND PETITION

Attorney Docket No.: MAC-106

Page 1 of 2

As a below named inventor, I hereby declare that:

* Entry into U.S. National Stage

My residence, mailing address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

DATA COMMUNICATION IN A WIRELESS LOCAL AREA NETWORK USING M-ARY CODE KEYING

the specification of which is attached hereto unless the following box is checked: [X] was filed on October 30, 2001 * as United States Application Number 10/009, 657and was amended on October 30, 2001 (if applicable). Application Number I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56, including for continuation-in-part applications, material information which became available between the filing date of the prior application and the national or PCT international filing date of the continuation-in-part application. I hereby claim foreign priority benefits under Title 35, United States Code, §119(a)-(d) or 365(b) of any foreign application(s) for patent, inventor's or plant breeder's rights certificate(s), or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below any foreign application for patent, inventor's or plant breeder's rights certificate(s), or any PCT international application having a filing date before that of the application on which priority is claimed: April 30, 1999 S990361 Ireland Priority Claimed [X] [] Month/Day/Year Filed (Number) (Country) Yes Priority Claimed International April 27, 2000 PCT/IB00/00536 [X] [] Month/Day/Year Filed Nο (Country) Yes (Number) I hereby claim the benefit under Title 35, United States Code, §119(e) of any United States provisional application(s) listed below. (Filing Date) - Month/Day/Year (Application Number) I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application. **Parent Filing Date** Parent Patent Number U.S. Parent Application (if applicable) or PCT Parent Number (MM/DD/YYYY)

Attorney Docket No.: MAC-106
Page 2 of 2

And I hereby appoint: Barry R. Lipsitz, Registration No. 28,637 and Douglas M. McAllister, Registration No. 37,886, of the firm of Barry R. Lipsitz, Attorney at Law, 755 Main Street, Bldg. 8, Monroe, Connecticut 06468, Telephone (203) 459-0200, my attorneys with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith.

Direct all correspondence to: Customer Number or Bar Code Label:

20028 20028
PATENT & TRADEMARK OFFIC

Wherefore I pray that Letters Patent be granted to me for the invention or discovery described and claimed in the foregoing specification and claims, and I hereby subscribe my name to the foregoing specification and claims, declaration, power of attorney, and this petition.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sol	le or first inventor:	Timothy	O'Farrell
Inventor's Signature	1.0:40	Given Name (first and middle, if any)	Family Name or Surname Date: 26/2/2002
Residence	Leeds	Great Britain Chil	Great Britain
	(City)	(State or Foreign Country)	
Mailing Address	33 Crosters Lea, Yea	don Leeds, LS19 7WE, Great Brit	ain
	(Street Address)	(City) (State & Zip Code	e/Country)
Full name of sec	cond joint inventor:	Ahmed	Al-Dabbagh
	MAM anca	Given Name (first and middle, if any)	Family Name or Surname
Inventor's Signature	Mull dag		Date: 26/2/2002
Residence ~	Leeds	Great Britain Citiz	Great Britain
11001001100	(City)	(State or Foreign Country)	*
Mailing Address	7 Kendal Bank	Leeds LS3 1NR, Great Britain	n
	(Street Address)	(City) (State & Zip Code	e/Country)

United States Patent & Trademark Office

Office of Initial Patent Examination -- Scanning Division



Application deficiencies found during scanning:

□ Page(s)	of		were not present
for scanning.		(Document title)	
□ Page(s)	of		were not present
for scanning.		(Document title)	

Scanned copy is best available. Some of the pages of the specification have black line.